hal_platform.h

/* Copyright Statement:
 *
 * (C) 2005-2017 MediaTek Inc. All rights reserved.
 *
 * This software/firmware and related documentation ("MediaTek Software") are
 * protected under relevant copyright laws. The information contained herein
 * is confidential and proprietary to MediaTek Inc. ("MediaTek") and/or its licensors.
 * Without the prior written permission of MediaTek and/or its licensors,
 * any reproduction, modification, use or disclosure of MediaTek Software,
 * and information contained herein, in whole or in part, shall be strictly prohibited.
 * You may only use, reproduce, modify, or distribute (as applicable) MediaTek Software
 * if you have agreed to and been bound by the applicable license agreement with
 * MediaTek ("License Agreement") and been granted explicit permission to do so within
 * the License Agreement ("Permitted User"). If you are not a Permitted User,
 * please cease any access or use of MediaTek Software immediately.
 * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 * THAT MEDIATEK SOFTWARE RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES
 * ARE PROVIDED TO RECEIVER ON AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL
 * WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
 * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
 * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
 * SUPPLIED WITH MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
 * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
 * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
 * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
 * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
 * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
 * CUMULATIVE LIABILITY WITH RESPECT TO MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
 * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE MEDIATEK SOFTWARE AT ISSUE,
 * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
 * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
 */

#ifndef __HAL_PLATFORM_H__
#define __HAL_PLATFORM_H__


#include "hal_define.h"
#include "hal_feature_config.h"
#include "mt2523.h"
#include "hal_weak.h"
#include "memory_map.h"

#ifdef __cplusplus
extern "C" {
#endif


/*****************************************************************************
* Defines for module subfeatures.
* All the subfeatures described below are mandatory for the driver operation. No change is recommended.
*****************************************************************************/
#ifdef HAL_CACHE_MODULE_ENABLED
#define HAL_CACHE_WITH_REMAP_FEATURE     /* Enable CACHE settings with remap feature. */
#endif

#ifdef HAL_ADC_MODULE_ENABLED
#define HAL_ADC_FEATURE_SET_INPUT_AND_DISABLE_PULL /* Set the pin as input and disable the pull when the pin is in ADC mode. */
#endif

#ifdef HAL_I2C_MASTER_MODULE_ENABLED
#define HAL_I2C_MASTER_FEATURE_SEND_TO_RECEIVE  /* Enable I2C master send to receive feature. */
#define HAL_I2C_MASTER_FEATURE_EXTENDED_DMA    /* Enable I2C master extend DMA feature. */

#endif

#ifdef HAL_SPI_MASTER_MODULE_ENABLED
#define HAL_SPI_MASTER_FEATURE_ADVANCED_CONFIG       /* Enable SPI master advanced configuration feature. For more details, please refer to hal_spi_master.h. */
#define HAL_SPI_MASTER_FEATURE_DEASSERT_CONFIG       /* Enable SPI master deassert configuration feature to deassert the chip select signal after data transfer is complete. For more details, please refer to hal_spi_master.h. */
#define HAL_SPI_MASTER_FEATURE_MACRO_CONFIG          /* Enable SPI master pad_macro configuration feature to set pad_macro for related SPI pins. For more details, please refer to hal_spi_master.h. */
#define HAL_SPI_MASTER_FEATURE_CHIP_SELECT_TIMING    /* Enable SPI master chip select timing configuration feature to set timing value for chip select signal. For more details, please refer to hal_spi_master.h. */
#define HAL_SPI_MASTER_FEATURE_DMA_MODE              /* Enable SPI master DMA mode feature to do data transfer. For more details, please refer to hal_spi_master.h. */
#endif

#ifdef HAL_GPIO_MODULE_ENABLED
#define HAL_GPIO_FEATURE_INVERSE           /* Input status of the pin can be set to the reverse state. For more details, please refer to hal_gpio.h. */
#define HAL_GPIO_FEATURE_PUPD              /* Pull state of the pin can be configured with different resistors through different combinations of GPIO_PUPD_x,GPIO_RESEN0_x and GPIO_RESEN1_x. For more details, please refer to hal_gpio.h. */
#define HAL_GPIO_FEATURE_CLOCKOUT          /* The pin can be configured as an output clock. For more details, please refer to hal_gpio.h. */
#define HAL_GPIO_FEATURE_HIGH_Z            /* The pin can be configured to provide high impedance state to prevent possible electric leakage. For more details, please refer to hal_gpio.h. */
#define HAL_GPIO_FEATURE_SET_DRIVING       /* The pin can be configured to enhance driving. For more details, please refer to hal_gpio.h. */
#endif

#ifdef HAL_EINT_MODULE_ENABLED
#define HAL_EINT_FEATURE_MASK                /* Supports EINT mask interrupt. */
#define HAL_EINT_FEATURE_SW_TRIGGER_EINT     /* Supports software triggered EINT interrupt. */
#endif

#ifdef HAL_GPT_MODULE_ENABLED
#define HAL_GPT_FEATURE_US_TIMER               /* Supports a microsecond timer. */
#define HAL_GPT_SW_GPT_FEATURE                 /* Supports software GPT timer. */
#define HAL_GPT_PORT_ALLOCATE                  /* Allocates GPT communication port. */
#endif

#ifdef HAL_KEYPAD_MODULE_ENABLED
#ifdef HAL_PMU_MODULE_ENABLED
#ifndef MTK_EXTERNAL_PMIC
#define HAL_KEYPAD_FEATURE_POWERKEY             /* The powerkey can be used as a normal key.*/
#endif
#endif
#endif

#ifdef HAL_PWM_MODULE_ENABLED
#define HAL_PWM_FEATURE_ADVANCED_CONFIG        /* Supports PWM advanced configuration. */
#endif

#ifdef HAL_RTC_MODULE_ENABLED
#define HAL_RTC_FEATURE_TIME_CALLBACK           /* Supports time change notification callback. */
#endif

#ifdef HAL_SPI_SLAVE_MODULE_ENABLED
#define HAL_SPI_SLAVE_FEATURE_SW_CONTROL         /* Supports SPI slave to communicate with SPI master using software control. */
#endif

#ifdef HAL_SLEEP_MANAGER_ENABLED
#define HAL_SLEEP_MANAGER_SUPPORT_WAKEUP_SOURCE_CONFIG  /* Supports wakeup source interrupt configuration. */
#define HAL_SLEEP_MANAGER_SUPPORT_POWER_OFF             /* Supports power off mode. */

/*****************************************************************************
 * Enum
 *****************************************************************************/
typedef enum {
    HAL_SLEEP_MODE_NONE = 0,        
    HAL_SLEEP_MODE_IDLE,            
    HAL_SLEEP_MODE_SLEEP,           
    HAL_SLEEP_MODE_DEEP_SLEEP,      
    HAL_SLEEP_MODE_NUMBER           
} hal_sleep_mode_t;
typedef enum {
    HAL_SLEEP_MANAGER_WAKEUP_SOURCE_GPT = 0,                     
    HAL_SLEEP_MANAGER_WAKEUP_SOURCE_EINT,                        
    HAL_SLEEP_MANAGER_WAKEUP_SOURCE_RESERVED,                    
    HAL_SLEEP_MANAGER_WAKEUP_SOURCE_KP,                          
    HAL_SLEEP_MANAGER_WAKEUP_SOURCE_MSDC1,                       
    HAL_SLEEP_MANAGER_WAKEUP_SOURCE_MDIF,                        
    HAL_SLEEP_MANAGER_WAKEUP_SOURCE_RESERVED_2,                  
    HAL_SLEEP_MANAGER_WAKEUP_SOURCE_MSDC2,                       
    HAL_SLEEP_MANAGER_WAKEUP_SOURCE_SPI_SLAVE,                   
    HAL_SLEEP_MANAGER_WAKEUP_SOURCE_RGU,                         
    HAL_SLEEP_MANAGER_WAKEUP_SOURCE_MM_DBI,                      
    HAL_SLEEP_MANAGER_WAKEUP_SOURCE_MM_DSI,                      
} hal_sleep_manager_wakeup_source_t;
#endif

#ifdef HAL_UART_MODULE_ENABLED

/*****************************************************************************
* UART
*****************************************************************************/
typedef enum {
    HAL_UART_0 = 0,                            
    HAL_UART_1 = 1,                            
    HAL_UART_2 = 2,                            
    HAL_UART_3 = 3,                            
    HAL_UART_MAX                               
} hal_uart_port_t;

#endif


#ifdef HAL_I2C_MASTER_MODULE_ENABLED
#ifdef HAL_I2C_MASTER_FEATURE_EXTENDED_DMA

#endif

#define HAL_I2C_MAXIMUM_POLLING_TRANSACTION_SIZE  8

#define HAL_I2C_MAXIMUM_DMA_TRANSACTION_SIZE   15

/*****************************************************************************
* I2C master
*****************************************************************************/
typedef enum {
    HAL_I2C_MASTER_0 = 0,                
    HAL_I2C_MASTER_1 = 1,                
    HAL_I2C_MASTER_2 = 2,                
    HAL_I2C_MASTER_MAX                   
} hal_i2c_port_t;

#endif


#ifdef HAL_GPIO_MODULE_ENABLED

/*****************************************************************************
* GPIO
*****************************************************************************/
typedef enum {
    HAL_GPIO_0 = 0,                            
    HAL_GPIO_1 = 1,                            
    HAL_GPIO_2 = 2,                            
    HAL_GPIO_3 = 3,                            
    HAL_GPIO_4 = 4,                            
    HAL_GPIO_5 = 5,                            
    HAL_GPIO_6 = 6,                            
    HAL_GPIO_7 = 7,                            
    HAL_GPIO_8 = 8,                            
    HAL_GPIO_9 = 9,                            
    HAL_GPIO_10 = 10,                          
    HAL_GPIO_11 = 11,                          
    HAL_GPIO_12 = 12,                          
    HAL_GPIO_13 = 13,                          
    HAL_GPIO_14 = 14,                          
    HAL_GPIO_15 = 15,                          
    HAL_GPIO_16 = 16,                          
    HAL_GPIO_17 = 17,                          
    HAL_GPIO_18 = 18,                          
    HAL_GPIO_19 = 19,                          
    HAL_GPIO_20 = 20,                          
    HAL_GPIO_21 = 21,                          
    HAL_GPIO_22 = 22,                          
    HAL_GPIO_23 = 23,                          
    HAL_GPIO_24 = 24,                          
    HAL_GPIO_25 = 25,                          
    HAL_GPIO_26 = 26,                          
    HAL_GPIO_27 = 27,                          
    HAL_GPIO_28 = 28,                          
    HAL_GPIO_29 = 29,                          
    HAL_GPIO_30 = 30,                          
    HAL_GPIO_31 = 31,                          
    HAL_GPIO_32 = 32,                          
    HAL_GPIO_33 = 33,                          
    HAL_GPIO_34 = 34,                          
    HAL_GPIO_35 = 35,                          
    HAL_GPIO_36 = 36,                          
    HAL_GPIO_37 = 37,                          
    HAL_GPIO_38 = 38,                          
    HAL_GPIO_39 = 39,                          
    HAL_GPIO_40 = 40,                          
    HAL_GPIO_41 = 41,                          
    HAL_GPIO_42 = 42,                          
    HAL_GPIO_43 = 43,                          
    HAL_GPIO_44 = 44,                          
    HAL_GPIO_45 = 45,                          
    HAL_GPIO_46 = 46,                          
    HAL_GPIO_47 = 47,                          
    HAL_GPIO_48 = 48,                          
    HAL_GPIO_MAX                               
} hal_gpio_pin_t;

#endif

#ifdef HAL_GPIO_FEATURE_CLOCKOUT

/*****************************************************************************
* CLKOUT
*****************************************************************************/
typedef enum {
    HAL_GPIO_CLOCK_0   = 0,              
    HAL_GPIO_CLOCK_1   = 1,              
    HAL_GPIO_CLOCK_2   = 2,              
    HAL_GPIO_CLOCK_3   = 3,              
    HAL_GPIO_CLOCK_4   = 4,              
    HAL_GPIO_CLOCK_5   = 5,              
    HAL_GPIO_CLOCK_MAX                   
} hal_gpio_clock_t;


typedef enum {
    HAL_GPIO_CLOCK_MODE_26M = 1,        
    HAL_GPIO_CLOCK_MODE_32K = 4,        
    HAL_GPIO_CLOCK_MODE_MAX             
} hal_gpio_clock_mode_t;
#endif

#ifdef HAL_ADC_MODULE_ENABLED

/*****************************************************************************
* ADC
*****************************************************************************/
typedef enum {
    HAL_ADC_CHANNEL_7 = 7,                        
    HAL_ADC_CHANNEL_8 = 8,                        
    HAL_ADC_CHANNEL_11 = 11,                      
    HAL_ADC_CHANNEL_12 = 12,                      
    HAL_ADC_CHANNEL_13 = 13,                      
    HAL_ADC_CHANNEL_14 = 14,                      
    HAL_ADC_CHANNEL_15 = 15,                      
    HAL_ADC_CHANNEL_MAX                           
} hal_adc_channel_t;

#endif



#ifdef HAL_I2S_MODULE_ENABLED

/*****************************************************************************
* I2S
*****************************************************************************/
typedef enum {
    HAL_I2S_TYPE_EXTERNAL_MODE          = 0,        
    HAL_I2S_TYPE_EXTERNAL_TDM_MODE      = 1,        
    HAL_I2S_TYPE_INTERNAL_MODE          = 2,        
    HAL_I2S_TYPE_INTERNAL_LOOPBACK_MODE = 3         
} hal_i2s_initial_type_t;


typedef enum {
    HAL_I2S_EVENT_ERROR               = -1, 
    HAL_I2S_EVENT_NONE                =  0, 
    HAL_I2S_EVENT_OVERFLOW            =  1, 
    HAL_I2S_EVENT_UNDERFLOW           =  2, 
    HAL_I2S_EVENT_DATA_REQUEST        =  3, 
    HAL_I2S_EVENT_DATA_NOTIFICATION   =  4  
} hal_i2s_event_t;


typedef enum {
    HAL_I2S_SAMPLE_RATE_8K        = 0,  
    HAL_I2S_SAMPLE_RATE_11_025K   = 1,  
    HAL_I2S_SAMPLE_RATE_12K       = 2,  
    HAL_I2S_SAMPLE_RATE_16K       = 3,  
    HAL_I2S_SAMPLE_RATE_22_05K    = 4,  
    HAL_I2S_SAMPLE_RATE_24K       = 5,  
    HAL_I2S_SAMPLE_RATE_32K       = 6,  
    HAL_I2S_SAMPLE_RATE_44_1K     = 7,  
    HAL_I2S_SAMPLE_RATE_48K       = 8,  
} hal_i2s_sample_rate_t;

#endif


#ifdef HAL_SPI_MASTER_MODULE_ENABLED

#define HAL_SPI_MAXIMUM_POLLING_TRANSACTION_SIZE  32

#define  HAL_SPI_MASTER_CLOCK_MIN_FREQUENCY  30000

#define  HAL_SPI_MASTER_CLOCK_MAX_FREQUENCY  13000000

/*****************************************************************************
* SPI master
*****************************************************************************/
typedef enum {
    HAL_SPI_MASTER_0 = 0,                              
    HAL_SPI_MASTER_1 = 1,                              
    HAL_SPI_MASTER_2 = 2,                              
    HAL_SPI_MASTER_3 = 3,                              
    HAL_SPI_MASTER_MAX                                 
} hal_spi_master_port_t;


typedef enum {
    HAL_SPI_MASTER_SLAVE_0 = 0,                       
    HAL_SPI_MASTER_SLAVE_1 = 1,                       
    HAL_SPI_MASTER_SLAVE_MAX                          
} hal_spi_master_slave_port_t;

typedef enum {
    HAL_SPI_MASTER_CLOCK_POLARITY0 = 0,                     
    HAL_SPI_MASTER_CLOCK_POLARITY1 = 1                      
} hal_spi_master_clock_polarity_t;


typedef enum {
    HAL_SPI_MASTER_CLOCK_PHASE0 = 0,                         
    HAL_SPI_MASTER_CLOCK_PHASE1 = 1                          
} hal_spi_master_clock_phase_t;


typedef enum {
    HAL_SPI_MASTER_LSB_FIRST = 0,                       
    HAL_SPI_MASTER_MSB_FIRST = 1                        
} hal_spi_master_bit_order_t;

#endif

#ifdef HAL_SPI_SLAVE_MODULE_ENABLED

/*****************************************************************************
* SPI slave
*****************************************************************************/
typedef enum {
    HAL_SPI_SLAVE_0 = 0,                             
    HAL_SPI_SLAVE_MAX                                
} hal_spi_slave_port_t;

typedef enum {
    HAL_SPI_SLAVE_LSB_FIRST = 0,                       
    HAL_SPI_SLAVE_MSB_FIRST = 1                        
} hal_spi_slave_bit_order_t;

typedef enum {
    HAL_SPI_SLAVE_CLOCK_POLARITY0 = 0,                 
    HAL_SPI_SLAVE_CLOCK_POLARITY1 = 1                  
} hal_spi_slave_clock_polarity_t;


typedef enum {
    HAL_SPI_SLAVE_CLOCK_PHASE0 = 0,                    
    HAL_SPI_SLAVE_CLOCK_PHASE1 = 1                     
} hal_spi_slave_clock_phase_t;

typedef enum {
    HAL_SPI_SLAVE_EVENT_POWER_ON = SPISLV_IRQ_POWERON_IRQ_MASK,       
    HAL_SPI_SLAVE_EVENT_POWER_OFF = SPISLV_IRQ_POWEROFF_IRQ_MASK,     
    HAL_SPI_SLAVE_EVENT_CRD_FINISH = SPISLV_IRQ_CRD_FINISH_IRQ_MASK,  
    HAL_SPI_SLAVE_EVENT_RD_FINISH = SPISLV_IRQ_RD_FINISH_IRQ_MASK,    
    HAL_SPI_SLAVE_EVENT_CWR_FINISH = SPISLV_IRQ_CWR_FINISH_IRQ_MASK,  
    HAL_SPI_SLAVE_EVENT_WR_FINISH = SPISLV_IRQ_WR_FINISH_IRQ_MASK,    
    HAL_SPI_SLAVE_EVENT_RD_ERR = SPISLV_IRQ_RD_ERR_IRQ_MASK,          
    HAL_SPI_SLAVE_EVENT_WR_ERR = SPISLV_IRQ_WR_ERR_IRQ_MASK,          
    HAL_SPI_SLAVE_EVENT_TIMEOUT_ERR = SPISLV_IRQ_TIMEOUT_ERR_IRQ_MASK 
} hal_spi_slave_callback_event_t;

typedef enum {
    HAL_SPI_SLAVE_CMD_WS        = 0,       
    HAL_SPI_SLAVE_CMD_RS        = 1,       
    HAL_SPI_SLAVE_CMD_WR        = 2,       
    HAL_SPI_SLAVE_CMD_RD        = 3,       
    HAL_SPI_SLAVE_CMD_POWEROFF  = 4,       
    HAL_SPI_SLAVE_CMD_POWERON   = 5,       
    HAL_SPI_SLAVE_CMD_CW        = 6,       
    HAL_SPI_SLAVE_CMD_CR        = 7        
} hal_spi_slave_command_type_t;

#endif


#ifdef HAL_RTC_MODULE_ENABLED

/*****************************************************************************
* rtc
*****************************************************************************/
#define HAL_RTC_BACKUP_BYTE_NUM_MAX     (13)

typedef struct {
    uint8_t rtc_sec;                                  
    uint8_t rtc_min;                                  
    uint8_t rtc_hour;                                 
    uint8_t rtc_day;                                  
    uint8_t rtc_mon;                                  
    uint8_t rtc_week;                                 
    uint8_t rtc_year;                                 
} hal_rtc_time_t;
typedef enum {
    HAL_RTC_TIME_NOTIFICATION_NONE = 0,                     
    HAL_RTC_TIME_NOTIFICATION_EVERY_SECOND = 1,             
    HAL_RTC_TIME_NOTIFICATION_EVERY_MINUTE = 2,             
    HAL_RTC_TIME_NOTIFICATION_EVERY_HOUR = 3,               
    HAL_RTC_TIME_NOTIFICATION_EVERY_DAY = 4,                
    HAL_RTC_TIME_NOTIFICATION_EVERY_MONTH = 5,              
    HAL_RTC_TIME_NOTIFICATION_EVERY_YEAR = 6,               
    HAL_RTC_TIME_NOTIFICATION_EVERY_SECOND_1_2 = 7,         
    HAL_RTC_TIME_NOTIFICATION_EVERY_SECOND_1_4 = 8,         
    HAL_RTC_TIME_NOTIFICATION_EVERY_SECOND_1_8 = 9          
} hal_rtc_time_notification_period_t;

#endif


#ifdef HAL_EINT_MODULE_ENABLED

/*****************************************************************************
* EINT
*****************************************************************************/
typedef enum {
    HAL_EINT_NUMBER_0 = 0,
    HAL_EINT_NUMBER_1 = 1,
    HAL_EINT_NUMBER_2 = 2,
    HAL_EINT_NUMBER_3 = 3,
    HAL_EINT_NUMBER_4 = 4,
    HAL_EINT_NUMBER_5 = 5,
    HAL_EINT_NUMBER_6 = 6,
    HAL_EINT_NUMBER_7 = 7,
    HAL_EINT_NUMBER_8 = 8,
    HAL_EINT_NUMBER_9 = 9,
    HAL_EINT_NUMBER_10 = 10,
    HAL_EINT_NUMBER_11 = 11,
    HAL_EINT_NUMBER_12 = 12,
    HAL_EINT_NUMBER_13 = 13,
    HAL_EINT_NUMBER_14 = 14,
    HAL_EINT_NUMBER_15 = 15,
    HAL_EINT_NUMBER_16 = 16,
    HAL_EINT_NUMBER_17 = 17,
    HAL_EINT_NUMBER_18 = 18,
    HAL_EINT_NUMBER_19 = 19,
    HAL_EINT_KEYPAD    = 20,      
    HAL_EINT_UART_0_RX = 21,      
    HAL_EINT_UART_1_RX = 22,      
    HAL_EINT_UART_2_RX = 23,      
    HAL_EINT_UART_3_RX = 24,      
    HAL_EINT_BTSYS     = 25,      
    HAL_EINT_BTSYS_BTIF = 26,     
    HAL_EINT_USB       = 27,      
    HAL_EINT_ACCDET    = 28,      
    HAL_EINT_RTC       = 29,      
    HAL_EINT_PMIC      = 30,      
    HAL_EINT_GPCOUNTER = 31,      
    HAL_EINT_NUMBER_MAX           
} hal_eint_number_t;

#endif

#ifdef HAL_GPT_MODULE_ENABLED

/*****************************************************************************
* GPT
*****************************************************************************/
typedef enum {
    HAL_GPT_0 = 0,                          
    HAL_GPT_1 = 1,                          
    HAL_GPT_2 = 2,                          
    HAL_GPT_3 = 3,                          
    HAL_GPT_4 = 4,                          
    HAL_GPT_5 = 5,                          
    HAL_GPT_MAX_PORT                        
} hal_gpt_port_t;

typedef enum {
    HAL_GPT_CLOCK_SOURCE_32K = 0,            
    HAL_GPT_CLOCK_SOURCE_1M  = 1             
} hal_gpt_clock_source_t;

#define HAL_GPT_MAXIMUM_MS_TIMER_TIME    (130150523)

#endif

#ifdef HAL_FLASH_MODULE_ENABLED

/*****************************************************************************
* Flash
*****************************************************************************/

#define HAL_FLASH_BASE_ADDRESS    (0x08000000)


#endif

#ifdef HAL_GDMA_MODULE_ENABLED

/*****************************************************************************
* GDMA
*****************************************************************************/
typedef enum {
    HAL_GDMA_CHANNEL_0 = 0,                        
    HAL_GDMA_CHANNEL_MAX                           
} hal_gdma_channel_t;

#endif

#ifdef HAL_PWM_MODULE_ENABLED

/*****************************************************************************
* PWM
*****************************************************************************/
typedef enum {
    HAL_PWM_0 = 0,                            
    HAL_PWM_1 = 1,                            
    HAL_PWM_2 = 2,                            
    HAL_PWM_3 = 3,                            
    HAL_PWM_4 = 4,                            
    HAL_PWM_5 = 5,                            
    HAL_PWM_MAX_CHANNEL                     
} hal_pwm_channel_t;


typedef enum {
    HAL_PWM_CLOCK_13MHZ = 0,                
    HAL_PWM_CLOCK_32KHZ = 1,                
} hal_pwm_source_clock_t ;

#endif

#ifdef HAL_WDT_MODULE_ENABLED

/*****************************************************************************
* WDT
*****************************************************************************/
#define WDT_RESTART_ADDRESS    (0xA2050008)
#define WDT_RESTART_KEY        (0x1971)

#endif

#ifdef HAL_CACHE_MODULE_ENABLED

/*****************************************************************************
* Cache
*****************************************************************************/
/* NULL */

#endif

#ifdef HAL_GPC_MODULE_ENABLED

typedef enum {
    HAL_GPC_0 = 0,                          
    HAL_GPC_MAX_PORT                        
} hal_gpc_port_t;


#endif


#ifdef HAL_SD_MODULE_ENABLED

/*****************************************************************************
* SD
*****************************************************************************/
typedef enum {
    HAL_SD_PORT_0 = 0,                                             
    HAL_SD_PORT_1 = 1                                              
} hal_sd_port_t;

#endif


#ifdef HAL_SDIO_MODULE_ENABLED

/*****************************************************************************
* SDIO
*****************************************************************************/
typedef enum {
    HAL_SDIO_PORT_0 = 0,                                             
    HAL_SDIO_PORT_1 = 1                                              
} hal_sdio_port_t;

#endif

#ifdef HAL_CLOCK_MODULE_ENABLED
#include "hal_pmu_internal.h"

/*****************************************************************************
* Clock
*****************************************************************************/

/*************************************************************************
 * Define clock gating registers and bit structure.
 * Note: Mandatory, modify clk_cg_mask in hal_clock.c source file, if hal_clock_cg_id has changed.
 *************************************************************************/
typedef enum {
    /* NR_PDN_COND0 = 7 */
    HAL_CLOCK_CG_BT_26M          =  9,        /* bit 9,   PDN_COND0_FROM */
    HAL_CLOCK_CG_CAMINF48M       = 10,        /* bit 10,  */
    HAL_CLOCK_CG_BT_BUSCK        = 13,        /* bit 13,  */
    HAL_CLOCK_CG_BT_N9           = 15,        /* bit 15,  */
    HAL_CLOCK_CG_BUS             = 20,        /* bit 20,  */
    HAL_CLOCK_CG_CM              = 21,        /* bit 21,  */
    HAL_CLOCK_CG_BSI             = 23,        /* bit 23,  PDN_COND0_TO */

    /* NR_PDN_COND1 = 17 */
    HAL_CLOCK_CG_SEJ             =  0 + 32,   /* bit 0,   PDN_COND1_FROM */
    HAL_CLOCK_CG_DMA             =  1 + 32,   /* bit 1,   */
    HAL_CLOCK_CG_USB48M          =  2 + 32,   /* bit 2,   */
    HAL_CLOCK_CG_MSDC0           =  3 + 32,   /* bit 3,   */
    HAL_CLOCK_CG_I2C_D2D         =  6 + 32,   /* bit 6,   */
    HAL_CLOCK_CG_I2C2            =  7 + 32,   /* bit 7,   */
    HAL_CLOCK_CG_CM4_OSTIMER     = 10 + 32,   /* bit 10,  */
    HAL_CLOCK_CG_DMA_AO          = 12 + 32,   /* bit 12,  */
    HAL_CLOCK_CG_UART0           = 13 + 32,   /* bit 13,  */
    HAL_CLOCK_CG_UART1           = 14 + 32,   /* bit 14,  */
    HAL_CLOCK_CG_UART2           = 15 + 32,   /* bit 15,  */
    HAL_CLOCK_CG_UART3           = 16 + 32,   /* bit 16,  */
    HAL_CLOCK_CG_SPISLV          = 19 + 32,   /* bit 19,  */
    HAL_CLOCK_CG_SPI0            = 20 + 32,   /* bit 20,  */
    HAL_CLOCK_CG_SPI1            = 21 + 32,   /* bit 21,  */
    HAL_CLOCK_CG_SPI2            = 22 + 32,   /* bit 22,  */
    HAL_CLOCK_CG_SPI3            = 23 + 32,   /* bit 23,  PDN_COND1_TO */

    /* NR_PDN_COND2 = 18 */
    HAL_CLOCK_CG_PWM0            =  0 + 64,   /* bit 0,   PDN_COND2_FROM */
    HAL_CLOCK_CG_BTIF            =  1 + 64,   /* bit 1,   */
    HAL_CLOCK_CG_GPTIMER         =  2 + 64,   /* bit 2,   */
    HAL_CLOCK_CG_GPCOUNTER       =  3 + 64,   /* bit 3,   */
    HAL_CLOCK_CG_PWM1            =  4 + 64,   /* bit 4,   */
    HAL_CLOCK_CG_EFUSE           =  6 + 64,   /* bit 6,   */
    HAL_CLOCK_CG_LPM             =  7 + 64,   /* bit 7,   */
    HAL_CLOCK_CG_CM_SYSROM       =  8 + 64,   /* bit 8,   */
    HAL_CLOCK_CG_SFC             =  9 + 64,   /* bit 9,   */
    HAL_CLOCK_CG_MSDC1           = 10 + 64,   /* bit 10,  */
    HAL_CLOCK_CG_USB_DMA         = 12 + 64,   /* bit 12,  */
    HAL_CLOCK_CG_USB_BUS         = 13 + 64,   /* bit 13,  */
    HAL_CLOCK_CG_DISP_PWM        = 14 + 64,   /* bit 14,  */
    HAL_CLOCK_CG_TRNG            = 16 + 64,   /* bit 16,  */
    HAL_CLOCK_CG_PWM2            = 19 + 64,   /* bit 19,  */
    HAL_CLOCK_CG_PWM3            = 20 + 64,   /* bit 20,  */
    HAL_CLOCK_CG_PWM4            = 21 + 64,   /* bit 21,  */
    HAL_CLOCK_CG_PWM5            = 22 + 64,   /* bit 22,  PDN_COND2_TO */

    /* NR_CM_PDN_COND0 = 10 */
    HAL_CLOCK_CG_LCD             =  0 + 96,   /* bit 0,   CM_PDN_COND0_FROM */
    HAL_CLOCK_CG_RESEIZER        =  1 + 96,   /* bit 1,   */
    HAL_CLOCK_CG_ROTDMA          =  2 + 96,   /* bit 2,   */
    HAL_CLOCK_CG_CAM_BCLK        =  3 + 96,   /* bit 3,   */
    HAL_CLOCK_CG_PAD2CAM         =  4 + 96,   /* bit 4,   */
    HAL_CLOCK_CG_G2D             =  5 + 96,   /* bit 5,   */
    HAL_CLOCK_CG_MM_COLOR        =  6 + 96,   /* bit 6,   */
    HAL_CLOCK_CG_AAL             =  7 + 96,   /* bit 7,   */
    HAL_CLOCK_CG_DSI0            =  8 + 96,   /* bit 8,   */
    HAL_CLOCK_CG_LCD_APB         =  9 + 96,   /* bit 9,   CM_PDN_COND0_TO */

    /* NR_ACFG_CLK_RG = 5 */
    HAL_CLOCK_CG_AUXADC          =  2 + 128,  /* bit 2,   ACFG_CLK_RG_FROM */
    HAL_CLOCK_CG_GPDAC           =  6 + 128,  /* bit 6,   */
    HAL_CLOCK_CG_SENSOR_DMA      =  8 + 128,  /* bit 8,   */
    HAL_CLOCK_CG_I2C1            =  9 + 128,  /* bit 9,   */
    HAL_CLOCK_CG_I2C0            = 10 + 128,  /* bit 10,  ACFG_CLK_RG_TO */
} hal_clock_cg_id;

#endif

#ifdef __cplusplus
}
#endif

#endif /* __HAL_PLATFORM_H__ */